Many of the designations used by manufacturers and sellers to distinguish their products are claimed as trademarks. Where those designations appear in this book, and the publisher was aware of a trademark claim, the designations have been printed with initial capital letters or in all capitals.

The author and publisher have taken care in the preparation of this book, but make no expressed or implied warranty of any kind and assume no responsibility for errors or omissions. No liability is assumed for incidental or consequential damages in connection with or arising out of the use of the information or programs contained herein.

The publisher offers excellent discounts on this book when ordered in quantity for bulk purchases or special sales, which may include electronic versions and/or custom covers and content particular to your business, training goals, marketing focus, and branding interests. For more information, please contact:

U.S. Corporate and Government Sales (800) 382-3419 corpsales@pearsontechgroup.com

For sales outside the United States, please contact:

International Sales international@pearson.com

Visit us on the Web: informit.com/ph

Library of Congress Cataloging-in-Publication Data

RF microelectronics / Behzad Razavi. - 2nd ed.

Includes bibliographical references and index.

ISBN 978-0-13-713473-1 (hardcover : alk. paper) 1. Radio frequency integrated circuits-Design and construction. 1. Title.

TK6560.R39 2011

621.384'12-dc23

2011026820

Copyright © 2012 Pearson Education, Inc.

All rights reserved. Printed in the United States of America. This publication is protected by copyright, and permission must be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or likewise. To obtain permission to use material from this work, please submit a written request to Pearson Education, Inc., Permissions Department, One Lake Street, Upper Saddle River, New Jersey 07458, or you may fax your request to (201) 236-3290.

ISBN-13: 978-0-13-713473-1 ISBN-10: 0-13-713473-8

Text printed in the United States at Hamilton Printing Company in Castleton, New York. First printing, September 2011

Publisher

Paul Boger

Acquisitions Editor

Bernard Goodwin

Managing Editor John Fuller

Full-Service Production

Manager

Julie B. Nahil

Copy Editor Geneil Breeze

Indexer

Ted Laux

Proofreader

Linda Seifert **Publishing Coordinator**

Michelle Housley

Cover Designer

Gary Adair

Compositor LaurelTech

To the memory of my parents

This page intentionally left blank

CONTENTS

PREFACE	TO TH	E SECOND EDITION	XV
PREFACE TO THE FIRST EDITION			xix
ACKNOWLEDGMENTS			xx
ABOUT THE AUTHOR		xxii	
CHAPTI		INTRODUCTION TO RF AND WIRELESS	
	1	FECHNOLOGY	1
1.1	A Wir	eless World	1
1.2	1.2 RF Design Is Challenging		
1.3	The B	ig Picture	2
Refe	rences		5
СНАРТЕ	ER 2 I	BASIC CONCEPTS IN RF DESIGN	17
2.1		al Considerations	
2.1	2.1.1	Units in RF Design	-
		Time Variance	ģ
		Nonlinearity	12
2.2		s of Nonlinearity	14
100	2.2.1	Harmonic Distortion	1-
	2.2.2	Gain Compression	16
	2.2.3	J. 10.00.00 (c) C. 10.00.00.00.00.00.00.00.00.00.00.00.00.0	20
	2.2.4		21
	2.2.5		29
	2.2.6	AM/PM Conversion	33
2.3	Noise		35
2.3	2.3.1	Noise as a Random Process	36
	2.3.1		37
	4.3.4	Noise Spectrum	31

viii		Contents	Contents	ix
	2.3.3 Effect of Transfer Function on Noise	39	3.8 Appendix I: Differential Phase Shift Keying	151
	2.3.4 Device Noise	40	References	152
	2.3.5 Representation of Noise in Circuits	46	Problems	152
2.4	Sensitivity and Dynamic Range	58		
	2.4.1 Sensitivity	59	CHAPTER 4 TRANSCEIVER ARCHITECTURES	155
	2.4.2 Dynamic Range	60	4.1 General Considerations	155
2.5	Passive Impedance Transformation	62	4.2 Receiver Architectures	160
	2.5.1 Quality Factor	63	4.2.1 Basic Heterodyne Receivers	160
	2.5.2 Series-to-Parallel Conversion	63	4.2.2 Modern Heterodyne Receivers	171
	2.5.3 Basic Matching Networks	65	4.2.3 Direct-Conversion Receivers	179
	2.5.4 Loss in Matching Networks	69	4.2.4 Image-Reject Receivers	200
2.6	Scattering Parameters	71	4.2.5 Low-IF Receivers	214
2.7	Analysis of Nonlinear Dynamic Systems	75	4.3 Transmitter Architectures	226
	2.7.1 Basic Considerations	75	4.3.1 General Considerations	226
2.8	Volterra Series	77	4.3.2 Direct-Conversion Transmitters	227
	2.8.1 Method of Nonlinear Currents	81	4.3.3 Modern Direct-Conversion Transmitters	238
Refe	erences	86	4.3.4 Heterodyne Transmitters	244
Prob	lems	86	4.3.5 Other TX Architectures	248
			4.4 OOK Transceivers	248
CHAPT	ER 3 COMMUNICATION CONCEPTS	91	References	249
3.1	General Considerations	91	Problems	250
3.2	Analog Modulation	93		
	3.2.1 Amplitude Modulation	93	CHAPTER 5 LOW-NOISE AMPLIFIERS	255
	3.2.2 Phase and Frequency Modulation	95	5.1 General Considerations	255
3.3	Digital Modulation	99	5.2 Problem of Input Matching	263
720720	3.3.1 Intersymbol Interference	101	5.3 LNA Topologies	266
	3.3.2 Signal Constellations	105	5.3.1 Common-Source Stage with Inductive Load	266
	3.3.3 Quadrature Modulation	107	5.3.2 Common-Source Stage with Resistive Feedback	269
	3.3.4 GMSK and GFSK Modulation	112	5.3.3 Common-Gate Stage	272
	3.3.5 Quadrature Amplitude Modulation	114	5.3.4 Cascode CS Stage with Inductive Degeneration	284
	3.3.6 Orthogonal Frequency Division Multiplexing	115	5.3.5 Variants of Common-Gate LNA	296
3.4	Spectral Regrowth	118	5.3.6 Noise-Cancelling LNAs	300
3.5	Mobile RF Communications	119	5.3.7 Reactance-Cancelling LNAs	303
	Multiple Access Techniques	123	5.4 Gain Switching	305
3.6		123	5.5 Band Switching	312
	3.6.1 Time and Frequency Division Duplexing		5.6 High-IP ₂ LNAs	313
	3.6.2 Frequency-Division Multiple Access	125	5.6.1 Differential LNAs	314
	3.6.3 Time-Division Multiple Access	125	5.6.2 Other Methods of IP ₂ Improvement	323
	3.6.4 Code-Division Multiple Access	126	5.7 Nonlinearity Calculations	325
3.7	Wireless Standards	130	5.7.1 Degenerated CS Stage	325
	3.7.1 GSM	132	5.7.2 Undegenerated CS Stage	329
	3.7.2 IS-95 CDMA	137	5.7.3 Differential and Quasi-Differential Pairs	331
	3.7.3 Wideband CDMA	139	5.7.4 Degenerated Differential Pair	332
	3.7.4 Bluetooth	143	References	333
	3.7.5 IEEE802.11a/b/g	147	Problems	333

X	Contents	Contents	χi

CHAPT	ER 6 MIXERS	337	References	495
6.1	General Considerations	337	Problems	496
	6.1.1 Performance Parameters	338		
	6.1.2 Mixer Noise Figures	343	CHAPTER 8 OSCILLATORS	497
	6.1.3 Single-Balanced and Double-Balanced Mixers	348	8.1 Performance Parameters	497
6.2	Passive Downconversion Mixers	350	8.2 Basic Principles	501
	6.2.1 Gain	350	8.2.1 Feedback View of Oscillators	502
	6.2.2 LO Self-Mixing	357	8.2.2 One-Port View of Oscillators	508
	6.2.3 Noise	357	8.3 Cross-Coupled Oscillator	511
	6.2.4 Input Impedance	364	8.4 Three-Point Oscillators	517
	6.2.5 Current-Driven Passive Mixers	366	8.5 Voltage-Controlled Oscillators	518
6.3	Active Downconversion Mixers	368	8.5.1 Tuning Range Limitations	521
	6.3.1 Conversion Gain	370	8.5.2 Effect of Varactor Q	522
	6.3.2 Noise in Active Mixers	377	8.6 LC VCOs with Wide Tuning Range	524
	6.3.3 Linearity	387	8.6.1 VCOs with Continuous Tuning	524
6.4	Improved Mixer Topologies	393	8.6.2 Amplitude Variation with Frequency Tuning	532
	6.4.1 Active Mixers with Current-Source Helpers	393	8.6.3 Discrete Tuning	532
	6.4.2 Active Mixers with Enhanced Transconductance	394	8.7 Phase Noise	536
	6.4.3 Active Mixers with High IP ₂	397	8.7.1 Basic Concepts	536
	6.4.4 Active Mixers with Low Flicker Noise	405	8.7.2 Effect of Phase Noise	539
6.5	Upconversion Mixers	408	8.7.3 Analysis of Phase Noise: Approach I	544
	6.5.1 Performance Requirements	408	8.7.4 Analysis of Phase Noise: Approach II	557
2002	6.5.2 Upconversion Mixer Topologies	409	8.7.5 Noise of Bias Current Source	565
	rences	424	8.7.6 Figures of Merit of VCOs	570
Prob	lems	425	8.8 Design Procedure	571
			8.8.1 Low-Noise VCOs	573
	ER 7 PASSIVE DEVICES	429	8.9 LO Interface	575
7.1	General Considerations	429	8.10 Mathematical Model of VCOs	577
7.2	Inductors	431	8.11 Quadrature Oscillators	581
	7.2.1 Basic Structure	431	8.11.1 Basic Concepts	581
	7.2.2 Inductor Geometries	435	8.11.2 Properties of Coupled Oscillators	584
	7.2.3 Inductance Equations	436	8.11.3 Improved Quadrature Oscillators	589
	7.2.4 Parasitic Capacitances	439	8.12 Appendix I: Simulation of Quadrature Oscillators	592
	7.2.5 Loss Mechanisms	444	References	593
	7.2.6 Inductor Modeling	455	Problems	594
	7.2.7 Alternative Inductor Structures	460		
7.3	Transformers	470	CHAPTER 9 PHASE-LOCKED LOOPS	597
	7.3.1 Transformer Structures	470	9.1 Basic Concepts	597
	7.3.2 Effect of Coupling Capacitance	475	9.1.1 Phase Detector	597
	7.3.3 Transformer Modeling	475	9.2 Type-I PLLs	600
7.4	Transmission Lines	476	9.2.1 Alignment of a VCO's Phase	600
	7.4.1 T-Line Structures	478	9.2.2 Simple PLL	601
7.5	Varactors	483	9.2.3 Analysis of Simple PLL	603
7.6	Constant Capacitors	490	9.2.4 Loop Dynamics	606
	7.6.1 MOS Capacitors	491	9.2.5 Frequency Multiplication	609
	7.6.2 Metal-Plate Capacitors	493	9.2.6 Drawbacks of Simple PLL	611

xii		Contents	Contents	xiii
9.3	Type-II PLLs	611	CHAPTER 11 FRACTIONAL-N SYNTHESIZERS	715
	9.3.1 Phase/Frequency Detectors	612	11.1 Basic Concepts	715
	9.3.2 Charge Pumps	614	11.2 Randomization and Noise Shaping	718
	9.3.3 Charge-Pump PLLs	615	11.2.1 Modulus Randomization	718
	9.3.4 Transient Response	620	11.2.2 Basic Noise Shaping	722
	9.3.5 Limitations of Continuous-Time Approximation	622	11.2.3 Higher-Order Noise Shaping	728
	9.3.6 Frequency-Multiplying CPPLL	623	11.2.4 Problem of Out-of-Band Noise	732
	9.3.7 Higher-Order Loops	625	11.2.5 Effect of Charge Pump Mismatch	733
9.4	PFD/CP Nonidealities	627	11.3 Quantization Noise Reduction Techniques	738
	9.4.1 Up and Down Skew and Width Mismatch	627	11.3.1 DAC Feedforward	738
	9.4.2 Voltage Compliance	630	11.3.2 Fractional Divider	742
	9.4.3 Charge Injection and Clock Feedthrough	630	11.3.3 Reference Doubling	743
	9.4.4 Random Mismatch between Up and Down Currents	632	11.3.4 Multiphase Frequency Division	745
	9.4.5 Channel-Length Modulation	633	11.4 Appendix I: Spectrum of Quantization Noise	748
	9.4.6 Circuit Techniques	634	References	749
9.5	Phase Noise in PLLs	638	Problems	749
	9.5.1 VCO Phase Noise	638		
	9.5.2 Reference Phase Noise	643	CHAPTER 12 POWER AMPLIFIERS	751
9.6	Loop Bandwidth	645	12.1 General Considerations	751
9.7	Design Procedure	646	12.1.1 Effect of High Currents	754
9.8	Appendix I: Phase Margin of Type-II PLLs	647	12.1.2 Efficiency	755
	rences	651	12.1.3 Linearity	756
Prob	lems	652	12.1.4 Single-Ended and Differential PAs	758
			12.2 Classification of Power Amplifiers	760
CHAPTI	ER 10 INTEGER-N FREQUENCY SYNTHESIZERS	655	12.2.1 Class A Power Amplifiers	760
10.1	General Considerations	655	12.2.2 Class B Power Amplifiers	764
10.2	Basic Integer-N Synthesizer	659	12.2.3 Class C Power Amplifiers	768
10.3	Settling Behavior	661	12.3 High-Efficiency Power Amplifiers	770
10.4	Spur Reduction Techniques	664	12.3.1 Class A Stage with Harmonic Enhancement	771
10.5	PLL-Based Modulation	667	12.3.2 Class E Stage	772
	10.5.1 In-Loop Modulation	667	12.3.3 Class F Power Amplifiers	775
	10.5.2 Modulation by Offset PLLs	670	12.4 Cascode Output Stages	776
10.6	Divider Design	673	12.5 Large-Signal Impedance Matching	780
(8/8/8)	10.6.1 Pulse Swallow Divider	674	12.6 Basic Linearization Techniques	782
	10.6.2 Dual-Modulus Dividers	677	12.6.1 Feedforward	783
	10.6.3 Choice of Prescaler Modulus	682	12.6.2 Cartesian Feedback	786
	10.6.4 Divider Logic Styles	683	12.6.3 Predistortion	787
	10.6.5 Miller Divider	699	12.6.4 Envelope Feedback	788
	10.6.6 Injection-Locked Dividers	707	12.7 Polar Modulation	790
	10.6.7 Divider Delay and Phase Noise	709	12.7.1 Basic Idea	790
Refe	rences	712	12.7.2 Polar Modulation Issues	793
Prob	lems	713	12.7.3 Improved Polar Modulation	796

xiv			Contents
12	.8 Outpha	Outphasing	
	5,7,7,6,1,6,1,1	Basic Idea	802
	12.8.2	Outphasing Issues	805
12	.9 Dohert	y Power Amplifier	811
12		Examples	814
		Cascode PA Examples	815
		Positive-Feedback PAs	819
	12.10.3	PAs with Power Combining	821
		Polar Modulation PAs	824
	12.10.5	Outphasing PA Example	826
Re	eferences		830
Pr	oblems		831
CHAP	TER 13 T	RANSCEIVER DESIGN EXAMPLE	833
13		-Level Considerations	833
10.00	13.1.1	Receiver	834
		Transmitter	838
		Frequency Synthesizer	840
	13.1.4	Frequency Planning	844
13		er Design	848
	13.2.1	LNA Design	849
	13.2.2	Mixer Design	851
	13.2.3	AGC	856
13	.3 TX De		861
	13.3.1	PA Design	861
	13.3.2	Upconverter	867
13		sizer Design	869
	13.4.1	VCO Design	869
	13.4.2	Divider Design	878
	13,4,3	Loop Design	882
Re	eferences		886
	oblems		886

889

INDEX

PREFACE TO THE SECOND EDITION

In the 14 years since the first edition of this book, RF IC design has experienced a dramatic metamorphosis. Innovations in transceiver architectures, circuit topologies, and device structures have led to highly-integrated "radios" that span a broad spectrum of applications. Moreover, new analytical and modeling techniques have considerably improved our understanding of RF circuits and their underlying principles. A new edition was therefore due.

The second edition differs from the first in several respects:

- I realized at the outset—three-and-a-half years ago—that simply adding "patches" to the first edition would not reflect today's RF microelectronics. I thus closed the first edition and began with a clean slate. The two editions have about 10% overlap.
- I wanted the second edition to contain greater pedagogy, helping the reader understand both the fundamentals and the subtleties. I have thus incorporated hundreds of examples and problems.
- 3. I also wanted to teach design in addition to analysis. I have thus included step-by-step design procedures and examples. Furthermore, I have dedicated Chapter 13 to the step-by-step transistor-level design of a dual-band WiFi transceiver.
- 4. With the tremendous advances in RF design, some of the chapters have inevitably become longer and some have been split into two or more chapters. As a result, the second edition is nearly three times as long as the first.

Suggestions for Instructors and Students

The material in this book is much more than can be covered in one quarter or semester. The following is a possible sequence of the chapters that can be taught in one term with reasonable depth. Depending on the students' background and the instructor's preference, other combinations of topics can also be covered in one quarter or semester.

XV